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ABSTRACT
Deep Learning (DL) algorithms are the central focus of modern machine learning systems. As data volumes
keep growing, it has become customary to train large neural networks with hundreds of millions of parameters
to maintain enough capacity to memorize these volumes and obtain state-of-the-art accuracy. To get around the
costly computations associated with large models and data, the community is increasingly investing in specialized
hardware for model training. However, specialized hardware is expensive and hard to generalize to a multitude of
tasks. The progress on the algorithmic front has failed to demonstrate a direct advantage over powerful hardware
such as NVIDIA-V100 GPUs. This paper provides an exception. We propose SLIDE (Sub-LInear Deep learning
Engine) that uniquely blends smart randomized algorithms, with multi-core parallelism and workload optimization.
Using just a CPU, SLIDE drastically reduces the computations during both training and inference outperforming
an optimized implementation of Tensorflow (TF) on the best available GPU. Our evaluations on industry-scale
recommendation datasets, with large fully connected architectures, show that training with SLIDE on a 44 core
CPU is more than 3.5 times (1 hour vs. 3.5 hours) faster than the same network trained using TF on Tesla V100 at
any given accuracy level. On the same CPU hardware, SLIDE is over 10x faster than TF. We provide codes and
scripts for reproducibility.
1 INTRODUCTION
Deep Learning (DL) has become a topic of significant inter-
est in the research community. The last few years have seen
a remarkable growth of using DL to significantly improve
the state-of-the-art in many applications, particularly image,
text classification, and speech recognition.
The Need for Hardware Acceleration: Vast amounts of
data powered by the exponential increase in computing ca-
pabilities have been instrumental in the success of DL. More
notably, with the advent of the powerful Graphic Processing
Unit (GPU) (Owens et al., 2008), training processes of the
DL models have been drastically accelerated.
Fast Matrix Multiplication has been heavily researched for
the past several decades. We are now reaching a limit on
speeding up matrix multiplication further. Furthermore,
the need for astronomical size neural networks and un-
precedented growth in the data volumes have worsened
this problem. As a result, the community is heavily invest-
ing in dedicated hardware to take DL further beyond this
point (Jouppi et al., 2017). Designing dedicated hardware is
1Rice University 2Intel Corporation. Correspondence to: Beidi
Chen <beidi.chen@rice.edu>.
Proceedings of the 3 rd MLSys Conference, Austin, TX, USA,
2020. Copyright 2020 by the author(s).
risky because they require significant investment and time to
develop. Moreover, dedicated hardware caters to a specific
algorithm for which they are designed. Thus, change in the
state-of-the-art algorithms can render specialized hardware
less effective in the future. However, for the case of DL, this
investment is justified due to the lack of significant progress
in the algorithmic alternatives for years.
Unsuccessful Alternatives to Matrix Multiplication: On
the orthogonal side, there have been several works on replac-
ing the costly matrix multiplication with cheaper algorithmic
alternatives (Le Gall, 2014). Unfortunately, we have seen
minimal practical benefits from the algorithmic front. So far,
there has been no demonstration, even remotely, that a smart
algorithmic implementation in any form can outperform the
advantages of hardware acceleration.
Exploiting Adaptive Sparsity in Neural Networks: In
popular frameworks like Tensorflow (TF), Sampled Soft-
max (Jean et al., 2015) is deployed to approximate the full
softmax efficiently. While sampled softmax offers computa-
tional savings, it has high estimation bias (Blanc & Rendle,
2018). This leads to poor convergence behavior which is
empirically verified in our experiments in section 5. In this
paper, we will exploit the idea of adaptive sparsity (Blanc &
Rendle, 2018) or adaptive dropouts (Ba & Frey, 2013). The
idea stems from several recent observations (Makhzani &
Frey, 2015; 2013) that we can accurately train neural net-
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works by selectively sparsifying most of the neurons, based
on their activation, during every gradient update. (Srivas-
tava et al., 2014) has also shown that selective sparsification
can in-fact be superior in accuracy due to implicit regulariza-
tion. However, selective sparsification does not directly lead
to computational savings. (Spring & Shrivastava, 2017b)
shows the first possibility of an algorithmically efficient so-
lution by employing Locality Sensitive Hash (LSH) tables
to identify a sparse set of neurons efficiently during each
update. The proposed algorithm has an added advantage of
making the gradient update HOGWILD style parallel (Recht
et al., 2011). Such parallelism does not hurt convergence be-
cause extremely sparse and independent updates are unlikely
to overlap and cause conflicts of considerable magnitude.
Despite all the niceness presented, current implementation
of (Spring & Shrivastava, 2017b) fails to demonstrate that
the computational advantage can be translated into a faster
implementation when directly compared with hardware ac-
celeration of matrix multiplication. In particular, it is not
clear if we can design a system that can effectively leverage
the computational advantage and at the same time compen-
sate for the hash table overheads using limited (only a few
cores) parallelisms. In this paper, we provide the first such
implementation for large fully connected neural networks.
1.1 Our Contributions
Our main contributions are as follows:
• We show the first C++ OpenMP based system SLIDE
with modest multi-core parallelism on a standard CPU
that can outperform the massive parallelism of a powerful
V100 GPU on a head-to-head time-vs-accuracy compari-
son. This unique possibility is because the parallelism in
SLIDE is naturally asynchronous by design. We have our
code and benchmark scripts for reproducibility1.
• We make several novel algorithmic and data-structural
choices in designing the LSH based sparsification to
minimize the computational overheads to a few memory
lookups only (truly O(1)). At the same time, it does not
affect the convergence of the DL algorithm. The imple-
mentation further takes advantage of the sparse gradient
updates to achieve negligible update conflicts, which cre-
ates ideal settings for Asynchronous SGD (Stochastic
Gradient Descent) (Recht et al., 2011). These contribu-
tions could be of independent interest in both the LSH
and DL literature.
• We provide a rigorous evaluation of our system on two
large benchmark datasets involving fully connected net-
works. We show that SLIDE, on a modest CPU can be
up to 2.7x faster, in wall clock time, than the best possi-
ble alternative with the best possible choice of hardware,
at any accuracy. We perform a CPU-efficiency analy-
1https://github.com/keroro824/HashingDeepLearning
sis of SLIDE using Intel VTune Performance Analyzer
and show that memory-bound inefficiencies reduce for
SLIDE with an increasing number of cores while it is the
opposite for TF-CPU.
• Our analysis suggests that SLIDE is a memory-bound
application, prone to some bottlenecks described in ap-
pendix D. With careful workload and cache optimizations
(eg. Transparent Hugepages) and a data access pattern
(eg. SIMD instructions), we further speed up SLIDE by
roughly 1.3x, making the overall speed up to 3.5x faster
than TF-GPU and over 10x faster than TF-CPU.
2 LOCALITY SENSITIVE HASHING
Our paper is based on several recent and classical ideas in
Locality Sensitive Hashing (LSH) and adaptive dropouts
in neural networks. LSH is a family of functions with the
property that similar input objects in the domain of these
functions have a higher probability of colliding in the range
space than non-similar ones. A popular technique for ap-
proximate nearest-neighbor search uses the underlying the-
ory of Locality Sensitive Hashing (Indyk & Motwani, 1998).
In formal terms, considerH to be a family of hash functions
mapping RD to some set S.
Definition 2.1 (LSH Family) A familyH is called
(S0, cS0, p1, p2)-sensitive if for any two points x, y ∈ RD
and h chosen uniformly fromH satisfies the following:
• if Sim(x, y) ≥ S0 then Pr(h(x) = h(y)) ≥ p1
• if Sim(x, y) ≤ cS0 then Pr(h(x) = h(y)) ≤ p2
Typically, for approximate nearest-neighbor search, we need
p1 > p2 and c < 1 to hold. An LSH allows us to construct
data structures that give provably efficient query time algo-
rithms for the approximate nearest-neighbor problem with
the associated similarity measure.
One sufficient condition for a hash familyH to be an LSH
family is that the collision probability PrH(h(x) = h(y))
should be a monotonically increasing with the similarity, i.e.
PrH(h(x) = h(y)) = f(Sim(x, y)), (1)
where f is a monotonically increasing function. In fact,
most of the popular known LSH families, such as Simhash
(Gionis et al., 1999) and WTA hash (Yagnik et al., 2011;
Chen & Shrivastava, 2018), satisfy this strong property. It
can be noted that Equation 1 automatically guarantees the
two required conditions in the Definition 2.1.
It was shown in (Indyk & Motwani, 1998) that having an
LSH family for a given similarity measure is sufficient for ef-
ficiently solving nearest-neighbor search in sub-linear time.
The Algorithm: The LSH algorithm uses two parameters,
(K,L). We construct L independent hash tables. Each
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Figure 1. Schematic diagram of LSH. For an input, we obtain hash
codes and retrieve candidates from the respective buckets.
hash table has a meta-hash function H that is formed by
concatenating K random independent hash functions from
the collection F . Given a query, we collect one bucket
from each hash table and return the union of L buckets.
Intuitively, the meta-hash function makes the buckets sparse
and reduces the number of false positives, because only valid
nearest-neighbor items are likely to match all K hash values
for a given query. The union of the L buckets decreases
the number of false negatives by increasing the number
of potential buckets that could hold valid nearest-neighbor
items. The candidate generation algorithm works in two
phases [See (Spring & Shrivastava, 2017a) for details]:
1. Pre-processing Phase: We construct L hash tables from
the data by storing all elements x. We only store pointers
to the vector in the hash tables because storing whole
data vectors is very memory inefficient.
2. Query Phase: Given a query Q; we search for its
nearest-neighbors. We report the union from all of the
buckets collected from the L hash tables. Note that we
do not scan all the elements but only probe L different
buckets, one bucket for each hash table.
After generating the set of potential candidates, the nearest-
neighbor is computed by comparing the distance between
each item in the candidate set and the query.
2.1 LSH for Estimation and Sampling
Although LSH provides provably fast retrieval in sub-linear
time, it is known to be very slow for accurate search because
it requires very large number of tables, i.e. large L. Also,
reducing the overhead of bucket aggregation and candidate
filtering is a problem on its own. Consequent research led
to the sampling view of LSH (Spring & Shrivastava, 2017b;
Chen et al., 2018; 2019; Luo & Shrivastava, 2018) that
alleviates costly searching by efficient sampling, as shown
in figure 1. It turns out that merely probing a few hash
buckets (as low as 1) is sufficient for adaptive sampling.
Observe that an item returned as a candidate from a (K,L)-
parameterized LSH algorithm is sampled with probability
1− (1− pK)L, where p is the collision probability of LSH
function (sampling probability is monotonic in p). Thus,
with LSH algorithm, the candidate set is adaptively sampled
where the sampling probability changes with K and L.
This sampling view of LSH was the key for the algorithm
proposed in paper (Spring & Shrivastava, 2017b) that shows
the first possibility of adaptive dropouts in near-constant
time, leading to efficient backpropagation algorithm.
2.1.1 MIPS Sampling
Recent advances in maximum inner product search (MIPS)
using asymmetric locality sensitive hashing has made it
possible to sample large inner products. Given a col-
lection C of vectors and query vector Q, using (K,L)-
parameterized LSH algorithm with MIPS hashing (Shrivas-
tava & Li, 2014a), we get a candidate set S. Every element
in xi ∈ C gets sampled into S with probability pi, where pi
is a monotonically increasing function of Q · xi. Thus, we
can pay a one-time linear cost of preprocessing C into hash
tables, and any further adaptive sampling for query Q only
requires few hash lookups.
Algorithm 1 SLIDE Algorithm
1: Input: data X , iterations n, batch size B
2: Output: θ
3: Initialize weights wl for each layer l
4: Create hash tables HTl, functions hl for each layer l
5: Compute hl(wal ) for all neurons
6: Insert all neuron ids a, into HTl according to hl(wal )
7: for i = 1 : n do
8: Input0 = Batch(X,B)
9: for l = 1 : Layers do
10: Sl = Sample(Inputl−1, HTl, hl) (Algorithm 2)
11: Activation = Forward Propagation (Inputl−1, Sl)
12: Inputl = Activation
13: end for
14: for l = 1 : Layers do
15: Backpropagation (Sl)
16: end for
17: end for
18: return θ
Algorithm 2 Algorithm for LSH Sampling
1: Input: Q, HT , h
2: Output: Sl (a set of active neurons on layer l)
3: Compute h(Q).
4: for t = 1 : L do
5: S = S∩ Query(hl(Ql), HT tl )
6: end for
7: return S
3 PROPOSED SYSTEM: SLIDE
3.1 Introduction to the overall system
Before introducing SLIDE in details, we define important
notations: 1) B: input batch size 2) N jl : Neuron j in layer l
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Figure 2. Architecture: The central module of SLIDE is Network. The network is composed of few-layer modules. Each layer module is
composed of neurons and a few hash tables into which the neuron ids are hashed. Each neuron module has multiple arrays of batch size
length: 1) a binary array suggesting whether this neuron is active for each input in the batch 2) activation for each input in the batch 3)
accumulated gradients for each input in the batch. 4) The connection weights to the previous layer. The last array has a length equal to the
number of neurons in the previous layer.
3) xl: inputs for layer l in the network 4) wal : weights for
ath neuron in layer l 5) hl: hash functions in layer l 6)Nal :
the set of active neurons in layer l for the current input.
Initialization: Figure 2 shows the modular structure of
SLIDE and algorithm 1 shows the detailed steps. Every
layer object contains a list of neurons and a set of LSH
sampling hash tables. Each hash table contains ids of the
neurons that are hashed into the buckets. During the net-
work initialization, the weights of the network are initialized
randomly. Afterwards, K × L LSH hash functions are ini-
tialized along with L hash tables for each of the layers. For
instance, the example network in Figure 2 maintains hash
tables in two hidden layers as well as the output layer. The
details of using various hash functions are discussed in ap-
pendix A. The LSH hash codes hl(wal ) of the weight vectors
of neurons in the given layer are computed according to the
hash functions. The id a of the neuron is saved into the
hash buckets mapped by the LSH function hl(wal ). This
construction of LSH hash tables in each layer is a one-time
operation which can easily be parallelized with multiple
threads over different neurons in the layer independently.
Sparse Feed-Forward Pass with Hash Table Sampling:
In the feed-forward phase, given a single training instance,
we compute the network activation until the final layer,
which gives us the output. In SLIDE, instead of calcu-
lating all the activations in each layer, the input to each layer
xl is fed into hash functions to compute hl(xl). The hash
codes serve as a query to retrieve ids of active (or sampled)
neurons from the matching buckets in hash tables. For ex-
ample, in the figure 3, h1(x1) is first computed and then
used to retrieve N21 and N
4
1 as the active neurons. Only the
activations of active neurons are calculated and passed on as
the inputs to the next layer. The other activations, like those
of N11 and N
3
1 , are directly treated as 0 and never computed.
We describe our design choices that reduce the sampling
overheads significantly in section 4.1.
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Figure 3. Forward Pass: Given an input, we first get the hash code
H1 for the input, query the hash table for the first hidden layer,
and obtain the active neurons. We get the activations for only this
set of active neurons. We do the same for the subsequent layers
and obtain a final sparse output. In practice, we use multiple hash
tables per layer.
The above-described operations are performed sequentially
in every layer, starting from the very first layer where the
input is the data itself. Even in the output layer, which has
softmax activation, only neurons sampled from hash tables
are treated as active neurons. For softmax, for every active
neuron, we compute its output as σ(Nko ) =
exow
k
o∑
Nao
exow
k
o
.
Note that the normalizing constant for softmax is no longer
the sum over all neurons but only the active ones.
Sparse Backpropagation or Gradient Update: The back-
propagation step follows the feed-forward step. After com-
puting the output of the network, we compare it with the
known label of the input and backpropagate the errors layer-
by-layer to calculate the gradient and update the weights.
Here we use the classical backpropagation message passing
type implementation rather than vector multiplication based.
For every training data instance, after updating the weights
of any given neuron, the neuron propagates the partial gra-
dients (using error propagation) back to only active neurons
in previous layers via the connected weights. As a result,
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we never access any non-active neuron or any non-active
weight, which is not part of the feed-forward process on a
given input. This process ensures that we take full advan-
tage of sparsity. Our computation over each input is only
of the order of active neurons and weights rather than the
total number of parameters. It should be noted that if we
compute activation for s < 1 fraction of neurons in each
layer (on an average), the fraction of weights that needs to
be updated is s2 only, which is a significant reduction when
s is small (as is the case for our experiments).
Update Hash Tables after Weight Updates: After the
weights are updated, we need to modify the positions of
neurons in the hash tables accordingly. Updating neurons
typically involves deletion from the old bucket followed by
an addition to the new bucket, which can be expensive. We
discuss several design tricks that we use to overcome this
overhead of updating hash tables in section 4.2.
OpenMP Parallelization across a Batch: For any given
training instance, both the feed-forward and backpropaga-
tion operations are sequential as they need to be performed
layer by layer. SLIDE uses usual Batch Gradient Descent
with Adam optimizer, where the batch size is generally in
the order of hundreds. Each data instance in the batch runs
in a separate thread and its gradients are computed in par-
allel. To ensure the independence of computation across
different threads, every neuron stores two additional arrays,
each of whose length is equal to the batch size. These arrays
keep track of the input specific neuron activations and error
gradients. Every input is assigned an id, which can be used
as an index to locate its activation (or error gradient) on any
neuron. Besides, we also have a bit array at each neuron to
determine whether the particular input activates a neuron or
not. This small memory overhead is negligible for CPUs
but it ensures that the gradient computation is independent
across different instances in the batch.
The extreme sparsity and randomness in gradient updates al-
low us to asynchronously parallelize the accumulation step
of the gradient across different training data without leading
to a considerable amount of overlapping updates. SLIDE
heavily capitalizes on the theory of HOGWILD (Recht et al.,
2011), which shows that a small amount of overlap is tol-
erable. It does not hurt the convergence even if we resolve
the concurrent updates randomly. Thus, after independently
computing the gradients, each thread pushes the updates
directly to the weights asynchronously. This asynchronous
update avoids synchronization during batch accumulation
which is otherwise sequential in the batch.
In section 5.3, we observe that due to this asynchronous
choice, we obtain near-perfect scaling of our implemen-
tation with an increasing number of cores. Such perfect
scaling is particularly exciting because even highly opti-
mized implementation of TF on CPUs shows poor scaling
behavior with increasing cores beyond 16 cores.
3.2 Details of Hash Functions and Hash Tables
SLIDE provides a natural trade-off between the efficiency
of retrieving active neurons and the quality of the retrieved
ones. To facilitate this, we have three tunable parameters
K,L,B. As mentioned in section 2, L serves as the number
of hash tables. To determine which bucket to choose, we use
K hash codes for each hash table. Hence, SLIDE generates
K×L randomized hash functions all belonging to one hash
family for each layer. In every bucket in a hash table, the
number of entries is limited to a fixed bucket size. Such a
limit helps with the memory usage and also balances the
load on threads during parallel aggregation of neurons.
In our implementation of SLIDE, we support four types of
hash functions from LSH family: 1) Simhash 2) WTA hash
3) DWTA hash and 4) Minhash respectively. Each of these
hash families preserves different similarities and hence is
useful for various scenarios. We discuss the implementa-
tion details of Simhash and DWTA hash below and others
in appendix A. SLIDE also provides the interface to add
customized hash functions based on need.
Simhash (Gionis et al., 1999): SimHash is a popular LSH
for the cosine similarity measure. We use K × L number
of random pre-generated vectors with components taking
only three values {+1, 0,−1}. The reason behind using
only +1s and −1s is for fast implementation. It requires
additions rather than multiplications, thereby reducing the
computation and speeding up the hashing process. To fur-
ther optimize the cost of Simhash in practice, we can adopt
the sparse random projection idea (Li et al., 2006). A simple
implementation is to treat the random vectors as sparse vec-
tors and store their nonzero indices in addition to the signs.
For instance, let the input vector for Simhash be in Rd. Sup-
pose we want to maintain 1/3 sparsity, we may uniformly
generate K ∗ L set of d/3 indices from [0, d − 1]. In this
way, the number of multiplications for one inner product
operation during the generation of the hash codes would
simply reduce from d to d/3. Since the random indices are
produced from one-time generation, the cost can be ignored.
DWTA hash (Chen & Shrivastava, 2018): DWTA hash
transforms the input feature space into binary codes such
that the Hamming distance in the resulting space closely cor-
relates with rank similarity measure for sparse data. We gen-
erate KLmd number of permutations and every permutation
is split into dm bins. DWTA loops through all the nonzero
(NNZ) indices of the sparse input. For each of them, we up-
date the current maximum index of the corresponding bins
according to the mapping in each permutation. It should be
noted that the number of comparisons and memory lookups
in this step is O(NNZ ∗ KLmd ), which is significantly more
efficient than simply applying WTA hash to sparse input.
For empty bins, the densification scheme proposed in (Chen
& Shrivastava, 2018) is applied.
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Figure 4. Time consumed (in seconds) for various sampling strate-
gies for retrieving active neurons from hash tables.
4 REDUCING OVERHEAD
4.1 Sampling Overhead
The key idea of using LSH for adaptive sampling of neurons
is sketched in section 3.1. We have designed three strategies
to sample neurons with large activation: 1) Vanilla Sampling
2) Topk Sampling 3) Hard Thresholding. We introduce them
here and discuss their utility and efficiency in appendix B.
Vanilla Sampling: Denote βl as the number of active
neurons we target to retrieve in layer l. After computing
the hash codes of the input, we randomly choose a table
and only retrieve the neurons in its corresponding bucket.
We continue retrieving neurons from another random table
until βl neurons are selected or all the tables have been
looked up. Let us assume we retrieve from τ tables in total.
Formally, the probability that a neuron N jl gets chosen is,
Pr(N jl ) = (p
K)τ (1 − pK)L−τ , where p is the collision
probability of the LSH function that SLIDE uses. The time
complexity of vanilla sampling is O(βl).
TopK Sampling: In this strategy, the basic idea is to ob-
tain those neurons that occur more frequently among all
L hash tables. After querying with the input, we first re-
trieve all the neurons from the corresponding bucket in
each hash table and aggregate their frequencies across all
hash tables. The frequencies are sorted, and only the neu-
rons with top βl frequencies are selected. This requires
additional O(|Nal |) space for maintaining the hashmap and
O(|Nal |+ |Nal |log|Nal |) time for both sampling and sorting.
Hard Thresholding: In this strategy, we bypass the sort-
ing step in TopK sampling by selecting neurons that ap-
pear at least m times in the retrieved buckets. Here, the
probability that a neuron N jl gets chosen is, Pr(N
j
l ) =∑L
i=m
(
L
i
)
(pK)i(1− pK)L−i.
Figure 4 is a preview of the empirical efficiency comparison
of above three strategies shown in appendix B. We see that
Vanilla sampling is a lot more time efficient than the other
two strategies at the cost of sample quality.
Table 1. Statistics of the datasets
Feature Dim Feature Sparsity Label Dim Training Size Testing Size
Delicious-200K 782,585 0.038 % 205,443 196,606 100,095
Amazon-670K 135,909 0.055 % 670,091 490,449 153,025
4.2 Updating Overhead
We introduce the following heuristics for addressing the
expensive costs of updating the hash tables:
1) Recomputing the hash codes after every gradient update is
computationally very expensive. Therefore, we dynamically
change the update frequency of hash tables to reduce the
overhead. Assume that we update the hash tables for the
first time after N0 iterations. Let t − 1 be the number of
times the hash tables have already been updated. We apply
exponential decay on the update frequency such that the tth
hash table update happens on iteration
∑t−1
i=0 N0e
λi, where
λ is a tunable decay constant. The intuition behind this
scheme is that the gradient updates in the initial stage of the
training are larger than those in the later stage, especially
while close to convergence.
2) SLIDE needs a policy for adding a new neuron to a bucket
when it is already full. To solve such a problem, we use
the same solution in (Wang et al., 2018) that makes use
of Vitters reservoir sampling algorithm (Vitter, 1985) as
the replacement strategy. It was shown that reservoir sam-
pling retains the adaptive sampling property of LSH tables,
making the process sound. Additionally, we implement a
simpler alternative policy based on FIFO (First In First Out).
3) For Simhash, the hash codes are computed by hsignw (x) =
sign(wTx). During backpropagation, only the weights con-
necting the active neurons across layers get updated. Only
those weights contribute to the change of wTx. Therefore,
we can also memorize the result of wTx besides the hash
codes. When x ∈ Rd gets updated in only d′ out of d di-
mensions, where d
′  d, we only need O(d′) rather than
O(d) addition operations to compute the new hash codes.
5 EVALUATIONS
In this section, we’re going to empirically investigate
SLIDE’s performance on multiple fronts such as: 1) SLIDE
against TF-GPU with V100s 2) SLIDE against TF-CPU 3)
SLIDE’s adaptive sampling against sampled softmax (plain
random sampling) 4) Scalability against TF-CPU with CPU
core count 5) Effect of batch size 6) Benefits of Design
Choices. While we focus on evaluating the basic aspects
of SLIDE, we additionally perform several CPU optimiza-
tions like support for Kernel Hugepages to reduce cache
misses which improve SLIDE’s performance by ≈ 30%.
The optimization details are given in appendix D and the
improvement in performance is shown in section 5.4.
Fully-Connected Large Architecture: Fully connected
networks are common in most applications. To show
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Figure 5. It shows the comparison of SLIDE (in red) against TF-GPU (in blue) and TF-CPU (in black). The x-axis is plotted in log scale
to accommodate the otherwise slow TF-CPU curve. We notice that the time required for convergence is 2.7x lower than that of TF-GPU.
When compared against iterations, the convergence behavior is identical, which confirms that the superiority of SLIDE is due to algorithm
and implementation and not due to any optimization bells and whistles.
SLIDE’s real advantage, we will need large networks where
even a slight decrease in performance is noticeable. Thus,
the publicly available extreme classification datasets, requir-
ing more than 100 million parameters to train due to their
extremely wide last layer, fit this setting appropriately. For
these tasks, most of the computations (more than 99%) are
in the final layer.
Datasets: We employ two large real datasets, Delicious-
200K and Amazon-670K, from the Extreme Classification
Repository (Kush Bhatia). Delicious-200K dataset is a sub-
sampled dataset generated from a vast corpus of almost
150 million bookmarks from Social Bookmarking Systems
(del.icio.us). Amazon-670K dataset is a product to product
recommendation dataset with 670K labels. The statistics of
the datasets are included in Table 5.
Infrastructure: All the experiments are conducted on a
server equipped with two 22-core/44-thread processors (In-
tel Xeon E5-2699A v4 2.40GHz) and one NVIDIA Tesla
V100 Volta 32GB GPU. The server has an Ubuntu 16.04.5
LTS system with the installation of TF-GPU 1.12. We com-
piled TF-CPU 1.12 from source with GCC5.4 in order to
support FMA, AVX, AVX2, SSE4.1, and SSE4.2 instruc-
tions, which boost the performance of TF-CPU by about
35%. SLIDE is written in C++ and compiled under GCC5.4
with OpenMP flag. The most exciting part is that SLIDE
only uses vanilla CPU thread parallelism and yet outper-
forms TF-GPU (V100) by a large margin in performance.
Baselines: We benchmark the tasks with our system SLIDE,
and compare against highly optimized TF framework for
both CPU and GPU. Specifically, the comparison is between
the same tasks, with the exact same architecture, running
on TF-CPU and TF-GPU. The optimizer and the learning
hyperparameters (details later) were also the same to avoid
unfair comparisons. Most of the computations in our archi-
tecture are in the softmax layer. Hence, to corroborate the
advantage of adaptive sampling (Yen et al., 2018) vs vanilla
sampling, we also compare against the popular sampled
softmax algorithm (Jean et al., 2015) which is a fast proxy
to the full softmax. We use the optimized Sampled Softmax
functionality provided in TF-GPU. This comparison sheds
light on the necessity of LSH based input dependent adap-
tive sampling compared to static sampling scheme which is
the only other alternative in practice.
Hyper Parameters: For both the datasets, we adopt the
same model architecture in (Yen et al., 2018). We choose
the standard fully connected neural network with one hid-
den layer of size 128. We choose a batch size of 128 for
Delicious-200K dataset and 256 for Amazon-670K dataset
as the input dimension for the former is very large. We run
all algorithms until convergence. To quantify the superiority
of SLIDE over other baselines, we also use the same opti-
mizer, Adam (Kingma & Ba, 2014) by varying the initial
step size from 1e−5 to 1e−3 which leads to better conver-
gence in all experiments. For SLIDE, we maintain the hash
tables for the last layer, where we have a computational bot-
tleneck of the models. For specific LSH setting, we choose
Simhash, K = 9, L = 50 for Delicious dataset and DWTA
hash, K = 8, L = 50 for Amazon-670k dataset. We update
the hash tables with an initial update period of N0 = 50
iterations and then exponentially decaying (section 4.2).
Main Results: We show the time and iteration wise com-
parisons for SLIDE vs TF GPU/CPU in Figure 5. Note that
the x-axis is in log-scale, and all the curves have a long flat
converged portion when plotted on a linear scale indicat-
ing clear convergence behavior. Red, blue and black lines
represent the performance of SLIDE, TF-GPU, TF-CPU,
respectively. We can see from the plots that SLIDE on CPU
achieves any accuracy faster than TF on V100. TF-GPU
is always faster than TF-CPU which is expected. It should
be noted that these datasets are very sparse, e.g., Delicious
dataset has only 75 non-zeros on an average for input fea-
tures, and hence the advantage of GPU over CPU is not
always noticeable.
SLIDE is around 1.8 times faster than TF-GPU on Delicious
200k. On the larger Amazon 670k dataset, where we need
more computations, the gains are substantially more. SLIDE
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Table 2. Core Utilization
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Figure 6. Inefficiencies in CPU Usage: Memory-bound inefficien-
cies (orange bars) are the most significant ones for either algorithm.
For TF-CPU, memory-bound inefficiency rises with an increasing
number of cores. For SLIDE, the memory bottleneck reduces
with an increasing number of cores. Hence, SLIDE takes better
advantage of higher CPU cores, as observed in section 5.3.
is around 2.7 (2 hrs vs. 5.5 hrs) times faster than TF-GPU.
Most of the computational benefits of SLIDE come from
sampling a small subset of active neurons in the output layer.
After a few iterations into the training process, the average
number of neurons sampled in the output layer for Delicious-
200K is ≈ 1000. Similarly, for Amazon-670K, we sample
≈ 3000 neurons. With fewer than 0.5% of active neurons,
SLIDE outperforms TF-GPU on time by a huge margin
on either dataset. It is interesting to note that even after
compiling TF-CPU with AVX2 instructions, it is nowhere
close to the performance of SLIDE or TF-GPU (SLIDE is
8x faster than TF-CPU). Therefore, it is exciting to note
that without any rigorous optimization in our prototype,
SLIDE outperforms both baselines using smart randomized
algorithms with OpenMP parallelism.
For Iteration vs. Accuracy plots in Figure 5, we can ob-
serve that SLIDE achieves the same accuracy per iteration
even though it adaptively selects neurons in some layers.
This observation confirms that adaptively selecting neurons
and performing asynchronous SGD does not hurt the con-
vergence from an optimization perspective. The plot also
confirms that the advantage of SLIDE is not due to any
bells and whistles in the optimization process as the conver-
gence with iteration has very similar behavior. For this plot,
we only show TF-GPU as the curve for TF-CPU would be
identical because the optimization algorithm is the same.
Since SLIDE performs much fewer computations and mem-
ory accesses on the last layer, each iteration is faster than
the baselines. This is the critical reason why SLIDE outper-
forms other baselines when compared on wall-clock time.
Inefficiency Diagnosis: We profile and analyze TF-CPU
and SLIDE by a state-of-the-art parallel performance ana-
lyzer tool, the Intel VTune Performance Analyzer (Malladi,
2009). Table 2 exhibits the results for core utilization com-
parison between both frameworks using 8, 16, 32 threads for
the above tasks. We can see that for TF-CPU, the utilization
is generally low (< 50%). It further decreases with more
threads. For SLIDE, the core utilization is stable (around
80%) across all threads presented in the table 2.
Figure 6 presents the distribution of inefficiencies in CPU
usage for TF-CPU and SLIDE. Based on core utilization,
the overall inefficiencies of TF-CPU is much more than
those of SLIDE. Figure 6 provides a detailed distribution
of different types of inefficiencies. It is obvious that being
memory-bound is a major issue for any number of threads
in the histogram. The biggest bottleneck is that a significant
fraction of execution pipeline slots are stalled due to demand
memory load and store. Observe that the higher the number
of cores TF-CPU uses, the more memory-bound it gets.
On the other hand, the higher the number of cores SLIDE
uses, the less memory-bound it becomes. Recall that the
critical advantage of SLIDE is that it has a lot fewer active
neurons and sparse gradient updates. Naturally, memory
accesses are a lot fewer than TF-CPU due to very sparse
memory accesses within each thread. Our choice of using
extra arrays to separate the computations of each thread with
asynchronous gradient updates (section 3.1) across all the
threads ensures that simple OpenMP parallelism is sufficient
to get near-peak utilization.
5.1 Comparison with other Heuristics
During the full softmax process in training on Tensorflow,
for every training instance, it needs to compute logits (out-
put of the last layer before applying softmax function) for
all classes. This step is followed by computing the softmax
(normalized sigmoid) of logits. In extreme classification
tasks (with a large number of classes), computing these
logits gets expensive. Therefore, there has been a line of re-
search working on reducing this cost (Mikolov et al., 2013;
Bengio et al.; Gutmann & Hyva¨rinen, 2010). The most com-
mon methods are sampling-based (static sampling weights)
methods which shortlist a candidate set of classes for ev-
ery batch of training data. By doing this, the number of
computed logits gets reduced significantly. Due to its popu-
larity, Tensorflow supports an optimized implementation of
sampled softmax (Jean et al., 2015).
We explore how sampled softmax on Tensorflow-GPU per-
forms compared to SLIDE. LSH sampling process in SLIDE
is principally very similar to the process of sampled softmax
but with sampling probabilities changing dynamically with
inputs. We adopt the exact same settings in the previous
section for the experiments. Recall that the average num-
ber of sampled classes for SLIDE for both the datasets is
≈ 0.5%. For sampled softmax, we try a various number of
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Figure 7. It shows the comparison of SLIDE (in red) against the popular Sampled Softmax heuristic (in green). The plots clearly establish
the limitations of Sampled Softmax. On Amazon-670K dataset, we notice that Sampled Softmax starts to grow faster than SLIDE in the
beginning stages of training but saturates quickly to lower accuracy. SLIDE starts to grow slowly but attains much higher accuracy than
Sampled Softmax. SLIDE has the context of choosing the most informative neurons at each layer. Sampled Softmax always chooses a
random subset of neurons in the final layer. This reflects in the superior performance of SLIDE over Sampled Softmax.
samples. However, with a comparable number of samples,
sampled softmax leads to poor accuracy. We empirically
observe that we have to sample 20% of the total number of
classes to obtain any decent accuracy.
The results are shown in Figure 7. The red lines represent
SLIDE, and the green lines represent sampled softmax on
Tensorflow-GPU. We can see that both time and iteration
wise, the red lines outperform the green lines significantly.
Sampled softmax uses static sampling strategies which are
fast compared to SLIDE which in contrast uses adaptively
changing hash tables for input specific dynamic sampling.
Unfortunately, the uninformative static sampling of softmax
leads to poor accuracy as shown in the plot. Noted that in
these plots, sampled softmax uses significantly more neu-
rons than SLIDE and still shows poor convergence behavior.
Figure 7 clearly confirms the need for adaptive sampling
of neurons (in proportion to input dependent activation) for
sparsifying neural networks in order to retain good conver-
gence. This phenomenon supports our choice of LSH based
adaptive sampling.
5.2 Effect of Batch Size
Batch size is a crucial parameter that can affect the training
speed and model quality in Machine Learning. In general, a
large batch size may help in reducing the training time per
epoch as we process more gradient updates at a time (Goyal
et al., 2017). But large batches are known to be bad from
optimization perspective as they reduce the generalization
capability (Keskar et al., 2016). In the case of extreme clas-
sification datasets, the number of computations performed
is huge owing to large input dimension and a large number
of classes. Hence, a larger batch size may not necessarily
translate into faster training per epoch. To clarify this, we
study the effect of varying batch size on the results. We
choose the larger Amazon-670k dataset for this task. Please
note that when the batch size is larger than the number of
threads, the default scheduling type of OpenMP is static.
In figure 8, we observe that SLIDE outperforms Tensorflow-
GPU by a significant margin irrespective of the batch size.
This observation could be attributed to the fact that SLIDE
performs very few computations per instance. Our data
structures allow us to process all samples in a batch in
parallel, and the gradient updates are made asynchronously
among threads as described in section 3.1, which enables
effective use of parallel threads and it reflects in superior
performance over Tensorflow. It is interesting to note that
the gap between SLIDE and Tensorflow widens as the batch
size grows from 64 to 256.
5.3 Scalability Tests
In this section, we try to understand the effect of increasing
CPU cores on the scalability of SLIDE and Tensorflow-CPU.
Besides, we intend to know the number of cores SLIDE
needs to outperform Tensorflow. As mentioned before, our
machine has 44 cores, and each core can have 2 threads.
However, we disable multithreading and the effective num-
ber of threads and cores is the same. Hence, we interchange-
ably use the words “threads” and “cores” from here on. We
benchmark both frameworks with 2, 4, 8, 16, 32, 44 threads.
For the different number of threads, we run the same clas-
sification experiments on SLIDE and Tensorflow-CPU for
both datasets and clock the corresponding convergence time.
Figure 9 presents the results. The red, blue, black lines
represent SLIDE, Tensorflow-GPU, and Tensorflow-CPU,
respectively. It should be noted that the blue line is flat
because GPU computations were done on V100 with thou-
sands of cores and are mostly oblivious about the number
of CPU cores. When the number of cores increases, the
convergence time for both SLIDE and Tensorflow-CPU
starts to decrease. This decrease is expected due to the ben-
efits brought by more parallelism on each training batch.
For Delicious dataset, the red line and the black line cross
each other at around 8 cores, which means that with more
than 8 cores, SLIDE can beat Tensorflow-CPU. The red
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Figure 8. Performance of SLIDE vs. Tensorflow-GPU vs. Sampled Softmax at different batch sizes. SLIDE outperforms the baselines at
all batch sizes. As the batch size gets larger, the gap between SLIDE and TF-GPU gets wider.
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Figure 9. Scalability Tests: Comparison of performance gains with
the number of CPU cores for SLIDE (in red ) vs. Tensorflow-
CPU (in black) vs. Tensorflow-GPU (in blue). The blue line
is flat because the performance of TF-GPU does not depend on
CPU cores. We notice that the convergence time drops steeply for
SLIDE compared to TF-CPU/GPU. On Delicious-200K dataset,
SLIDE beats TF-CPU with just 8 cores and TF-GPU with less
than 32 cores. Similarly, on Amazon-670K dataset, SLIDE beats
TF-CPU with just 2 cores and TF-GPU with just 8 cores.
and blue lines intersect between 16 and 32 cores. Hence,
with fewer than 32 cores, SLIDE outperforms Tensorflow-
GPU on Delicious dataset. Similarly, for larger Amazon
dataset, the red and black line never intersect, and the red
and blue line intersects on 8 cores. This means that SLIDE
beats Tensorflow-GPU with as few as 8 CPU cores and
Tensorflow-CPU with as few as 2 CPU cores.
5.4 Additional Speedup with Threading Model and
Platform Micro-architecture
In this section, we perform several CPU optimizations out-
lined in appendix D to reduce cache misses. We first install
Hugepages package for Ubuntu, which offers 2MB and
1GB cache pages in addition to default 4KB ones. We
pre-allocate 1000 2MB Hugepages and 10 1GB Hugepages
which are found to be enough for both Delicious-200K and
Amazon-670K datasets. To resolve the issue of the false
sharing for OpenMP mutli-thread, we give a provision to
our data structures to align on cache line boundaries. Be-
sides using Hugepages, we also used SIMD instructions
(specifically, Intel-AVX) to facilitate per thread batching.
In figure 10, we compare the benefit of aforementioned op-
timizations against an un-optimized SLIDE and TF-GPU.
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Figure 10. Impact of Hugepages and SIMD Optimization: The
comparison of training time for optimized version of SLIDE
against a plain version of SLIDE and TF-GPU. We can see that
SLIDE-Optimized is roughly 1.3x faster than the un-optimized
one on both datasets (x-axis is log scale).
We notice that Cache-Optimized SLIDE (in green) is ≈ 1.3
times faster than basic SLIDE (in red). Since we already
have a 2.7x speed-up over TF-GPU on Amazon-670K, it
translates to 3.5x speedup over TF-GPU and a 10x speedup
over TF-CPU.
In appendix D.1, we measure the impact of HugePages
on various CPU-counter metrics like TLB miss rates and
PageFaults. Concisely, we notice that HugePages reduces
the misses by a large margin.
6 CONCLUSION AND FUTURE WORK
We provide the first evidence that a smart algorithm with
modest CPU OpenMP parallelism can outperform the best
available hardware NVIDIA-V100, for training large deep
learning architectures. Our system SLIDE is a combination
of carefully tailored randomized hashing algorithms with
the right data structures that allow asynchronous parallelism.
We show up to 3.5x gain against TF-GPU and 10x gain
against TF-CPU in training time with similar precision on
popular extreme classification datasets. Our next steps are to
extend SLIDE to include convolutional layers. SLIDE has
unique benefits when it comes to random memory accesses
and parallelism. We anticipate that a distributed imple-
mentation of SLIDE would be very appealing because the
communication costs are minimal due to sparse gradients.
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A DIFFERENT HASH FUNCTIONS
Signed Random Projection (Simhash) : Refer (Gionis
et al., 1999) for explanation of the theory behind Simhash.
We use K × L number of random pre-generated vectors
with components taking only three values {+1, 0,−1}. The
reason behind using only +1s and −1s is for fast imple-
mentation. It requires additions rather than multiplications,
thereby reducing the computation and speeding up the hash-
ing process. To further optimize the cost of Simhash in
practice, we can adopt the sparse random projection idea (Li
et al., 2006). A simple implementation is to treat the random
vectors as sparse vectors and store their nonzero indices in
addition to the signs. For instance, let the input vector for
Simhash be in Rd. Suppose we want to maintain 1/3 spar-
sity, we may uniformly generate K ∗ L set of d/3 indices
from [0, d− 1]. In this way, the number of multiplications
for one inner product operation during the generation of the
hash codes would simply reduce from d to d/3. Since the
random indices are produced from one-time generation, the
cost can be safely ignored.
Winner Takes All Hashing (WTA hash) : In SLIDE,
we slightly modify the WTA hash algorithm from (Yagnik
et al., 2011) for memory optimization. Originally, WTA
takes O(KLd) space to store the random permutations Θ
given the input vector is in Rd. m << d is a adjustable
hyper-parameter. We only generate KLmd rather than K ∗ L
permutations and thereby reducing the space to O(KLm).
Every permutation is split into dm parts (bins) evenly and
each of them can be used to generate one WTA hash code.
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Computing the WTA hash codes also takes O(KLm) oper-
ations.
Densified Winner Takes All Hashing (DWTA hash) : As
argued in (Chen & Shrivastava, 2018), when the input vector
is very sparse, WTA hashing no longer produces represen-
tative hash codes. Therefore, we use DWTA hashing, the
solution proposed in (Chen & Shrivastava, 2018). Similar
to WTA hash, we generate KLmd number of permutations
and every permutation is split into dm bins. DWTA loops
through all the nonzero (NNZ) indices of the sparse input.
For each of them, we update the current maximum index
of the corresponding bins according to the mapping in each
permutation.
It should be noted that the number of comparisons and
memory lookups in this step is O(NNZ ∗ KLmd ), which is
significantly more efficient than simply applying WTA hash
to sparse input. For empty bins, the densification scheme
proposed in (Chen & Shrivastava, 2018) is applied.
Densified One Permutation Minwise Hashing(DOPH):
The implementation mostly follows the description of
DOPH in (Shrivastava & Li, 2014b). DOPH is mainly de-
signed for binary inputs. However, the weights of the inputs
for each layer are unlikely to be binary. We use a thresh-
olding heuristic for transforming the input vector to binary
representation before applying DOPH. The k highest values
among all d dimensions of the input vector are converted
to 1s and the rest of them become 0s. Define idxk as the
indices of the top k values for input vector x. Formally,
Threshold(xi) =
{
1, if i ∈ idxk.
0, otherwise.
We could use sorting algorithms to get the top k indices, but
it induces at least O(dlogd) overhead. Therefore, we keep
a priority queue with indices as keys and the corresponding
data values as values. This requires O(dlogk) operations.
B REDUCING THE SAMPLING OVERHEAD
The key idea of using LSH for adaptive sampling of neurons
with large activation is sketched in ‘Introduction to over-
all system’ section in the main paper. We have designed
three strategies to sample large inner products: 1) Vanilla
Sampling 2) Topk Sampling 3) Hard Thresholding. We first
introduce them one after the other and then discuss their
utility and efficiency. Further experiments are reported in
section C.
Vanilla Sampling: Denote βl as the number of active
neurons we target to retrieve in layer l. After computing the
hash codes of the input, we randomly choose a table and only
retrieve the neurons in that table. We continue retrieving
neurons from another random table until βl neurons are
selected or all the tables have been looked up. Let us assume
we retrieve from τ tables in total. Formally, the probability
that a neuron N jl gets chosen is,
Pr(N jl ) = (p
K)τ (1− pK)L−τ , (2)
where p is the collision probability of the LSH function that
SLIDE uses. For instance, if Simhash is used,
p = 1−
cos−1
(
(wjl )
T xl
||wjl ||2·||xl||2
)
pi
.
From the previous process, we can see that the time com-
plexity of vanilla sampling is O(βl).
TopK Sampling: In this strategy, the basic idea is to obtain
those neurons that occur more frequently among all L hash
tables. After querying with the input, we first retrieve all
the neurons from the corresponding bucket in each hash
table. While retrieving, we use a hashmap to keep track
of the frequency with which each neuron appears. The
hashmap is sorted based on the frequencies, and only the
neurons with top βl frequencies are selected. This requires
additional O(|Nal |) space for maintaining the hashmap and
O(|Nal |+ |Nal |log|Nal |) time for both sampling and sorting.
Hard Thresholding: The TopK Sampling could be expen-
sive due to the sorting step. To overcome this, we propose
a simple variant that collects all neurons that occur more
than a certain frequency. This bypasses the sorting step and
also provides a guarantee on the quality of sampled neurons.
Suppose we only select neurons that appear at least m times
in the retrieved buckets, the probability that a neuron N jl
gets chosen is,
Pr(N jl ) =
L∑
i=m
(
L
i
)
(pK)i(1− pK)L−i, (3)
Figure 11 shows a sweep of curves that present the relation
between collision probability of hl(w
j
l ) and hl(xl) and the
probability that neuron N jl is selected under various values
of m when L = 10. We can visualize the trade-off between
collecting more good neurons and omitting bad neurons by
tweaking m. For a high threshold like m = 9, only the
neurons with p > 0.8 have more than Pr > 0.5 chance of
retrieval. This ensures that bad neurons are eliminated but
the retrieved set might be insufficient. However, for a low
threshold like m = 1, all good neurons are collected but
bad neurons with p < 0.2 are also collected with Pr > 0.8.
Therefore, depending on the tolerance for bad neurons, we
choose an intermediate m in practice.
C DESIGN CHOICE COMPARISONS
In the main paper, we presented several design choices in
SLIDE which have different trade-offs and performance
behavior, e.g., executing MIPS efficiently to select active
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Figure 11. Hard Thresholding: Theoretical selection probability
Pr vs the collision probabilities p for various values of frequency
threshold m (eqn. 3). High threshold (m = 9) gets less number
of false positive neurons but misses out on many active neurons.
A low threshold (m = 1) would select most of the active neurons
along with lot of false positives.
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Figure 12. Sampling Strategies: Time consumed (in seconds) for
various sampling methods after retrieving active neurons from
Hash Tables.
neurons, adopting the optimal policies for neurons insertion
in hash tables, etc. In this section, we substantiate those
design choices with key metrics and insights. In order to
better analyze them in more practical settings, we choose
to benchmark them in real classification tasks on Delicious-
200K dataset.
C.1 Evaluating Sampling Strategies
Sampling is a crucial step in SLIDE. The quality and quan-
tity of selected neurons and the overhead of the selection
strategy significantly affect the SLIDE performance. We
profile the running time of these strategies, including Vanilla
sampling, TopK thresholding, and Hard thresholding, for
selecting a different number of neurons from the hash tables
during the first epoch of the classification task.
Table 3. Time taken by hash table insertion schemes
Insertion to HT Full Insertion
Reservoir Sampling 0.371 s 18 s
FIFO 0.762 s 18 s
Figure 12 presents the results. The blue, red and green dots
represent Vanilla sampling, TopK thresholding, and Hard
thresholding respectively. It shows that the TopK thresh-
olding strategy takes magnitudes more time than Vanilla
sampling and Hard thresholding across all number of sam-
ples consistently. Also, we can see that the green dots are
just slightly higher than the blue dots meaning that the time
complexity of Hard Thresholding is slightly higher than
Vanilla Sampling. Note that the y-axis is in log scale. There-
fore when the number of samples increases, the rates of
change for the red dots are much more than those of the
others. This is not surprising because TopK thresholding
strategy is based on sorting algorithms which has O(nlogn)
running time. Therefore, in practice, we suggest choos-
ing either of Vanilla Sampling or Hard Thresholding for
efficiency. For instance, we use Vanilla Sampling in our
extreme classification experiments because it is the most
efficient one. Furthermore, the difference between iteration
wise convergence of the tasks with TopK Thresholding and
Vanilla Sampling are negligible.
C.2 Addition to Hashtables
SLIDE supports two implementations of insertion policies
for hash tables described in section 3.1 in main paper. We
profile the running time of the two strategies, Reservoir
Sampling and FIFO. After the weights and hash tables ini-
tialization, we clock the time of both strategies for insertions
of all 205,443 neurons in the last layer of the network, where
205,443 is the number of classes for Delicious dataset. Then
we also benchmark the time of whole insertion process in-
cluding generating the hash codes for each neuron before
inserting them into hash tables.
The results are shown in Table C.2. The column “Full Inser-
tion” represents the overall time for the process of adding all
neurons to hash tables. The column “Insertion to HT” repre-
sents the exact time of adding all the neurons to hash tables
excluding the time for computing the hash codes. Reservoir
Sampling strategy is more efficient than FIFO. From an al-
gorithmic view, Reservoir Sampling inserts based on some
probability, but FIFO guarantees successful insertions. We
observe that there are more memory accesses with FIFO.
However, compared to the full insertion time, the benefits
of Reservoir Sampling are still negligible. Therefore we
can choose either strategy based on practical utility. For
instance, we use FIFO in our experiments.
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D THREADING MODEL AND PLATFORM
MICRO-ARCHITECTURE
OPTIMIZATION
Our experimental analysis shows that SLIDE is a memory-
bound workload. We show that a careful workload optimiza-
tion to design a threading model and a data access pattern to
take into consideration the underlying platform architecture
leads to a significant performance boost.
OpenMP and Cache Optimizations: A key metric for
the identification of memory and cache performance bottle-
necks in a multi-threaded application, e.g., SLIDE, is the
number of data misses in the core private caches. This is a
significant source of coherence traffic, potentially making
the shared bus a bottleneck in a symmetric multiprocessor
(SMP) architecture, thus increasing memory latency.
OpenMP provides a standard, easy to use model for scaling
up a workload among all the available platform cores. The
master thread forks a specified number of worker threads
to run concurrently, and by default, threads are kept un-
bound and are spread across available cores, if any. Gen-
erally speaking, an inclusive last level cache (LLC) can
improve data sharing, because a new thread created to run
on a remote core, can probably find a copy of a shared data
structure in the LLC, this is especially true if the accesses
are mostly read-only, and ignoring the effect of evictions
overhead from private core caches (Meng & Skadron, 2009).
With the new trend in CPU architecture of a non-inclusive
LLC (e.g. Intel’s Skylake architecture (Kumar et al., 2017))
multi-threaded workloads can operate on larger data per
thread (due to increased L2 size). However, due to the new
design of a non-inlusive LLC remote thread missing on a
shared data structure can cause cache thrashing, invalidation,
and bouncing of shared data among cores. We noticed that
SLIDE is prone to this bottleneck.
Fortunately, OpenMP provides a control for thread affinity
where a mask is set by an affinity preference and checked
during runtime for possible locations for a thread to run.
When threads are accessing mostly private independent data
items, it is best to scatter these among the available possi-
ble cores for an almost linear speedup with the available
cores due to no data dependency. On the other hand, if
these threads are accessing items in a shared data struc-
ture, it is generally better to schedule these threads in a
more compact packing (using the OpenMP Affinity=close)
where threads are scheduled closer (same CPU socket) as
the master thread.
Furthermore, CPU caches are arranged into cache lines.
Multiple threads updating data items that happen to co-
locate into the same cache line (called false sharing) can
also cause cache thrashing, since these updates need to be se-
rialized to ensure correctness, leading to performance degra-
dation. Much previous work (e.g., (Wicaksono et al., 2011))
have tried to detect and resolve the issue of false sharing for
OpenMP multi-threads mainly using compiler optimizations
and hardware performance counters. However, generally
speaking, carefully allocating data structures and aligning
them on cache line boundaries (e.g., by padding) signifi-
cantly reduce the false sharing opportunities. We chose to
use the later alternative for SLIDE.
Address Translation and Support for Kernel
Hugepages: Virtual memory provides applications
with a flat address space and an illusion of sufficiently large
and linear memory. The addressed memory is divided into
fixed-size pages, and a page table is used to map virtual
pages to physical ones. The address lookup is accelerated
using Translation Lookaside Buffers (TLBs).
Since SLIDE is a workload with a large memory footprint,
the performance of virtual memory paging can suffer due
to stagnant TLB sizes. TLB address translation is on the
processors critical path. It requires low access times which
constrain TLB size (and thus, the number of pages it holds).
On a TLB miss, the system must walk the page table, which
may incur additional cache misses. Recent studies show
that workloads with large memory footprints can experience
a significant performance overhead due to excessive page
table walks (Karakostas et al., 2014; Basu et al., 2013).
We employ Hugepages for SLIDE, which is a technology
for x86-64 architectures to map much larger pages than the
default 4KB normal-sized pages on the orders of 2 MB to
1 GB. Use of huge pages (Transparent Hugepages and lib-
hugetlbfs (Corbet, 2011)) increases TLB reach substantially,
and reduces the overhead associated with excessive TLB
misses and table walks.
Vector Processing, Software Pipelining, and Prefetch-
ing: We further use software optimization techniques to
improve workload performance in SLIDE. In particular,
we use Vector processing which is capable of exploiting
data-level parallelism through the use of Single-Instruction-
Multiple-Data (SIMD) execution, where a function is called
with a batch of inputs instead of an individual input (e.g.,
the function to update a large matrix of weights in the back-
propagation phase). The implementation uses SIMD instruc-
tions (e.g., Intel AVX (Kumar et al., 2017)) to implement
the update to multiple weights simultaneously. Implement-
ing a software pipeline is an excellent way to hide memory
latency for memory-bound workloads. Our implementation
divides the processing of data items into stages of a pipeline,
where explicit software prefetch stage (using, for example,
x86 PREFETCHT0 instruction set) is followed by a process-
ing stage(s). The data items that are accessed in the future
are prefetched into the core caches in advance to the time
when they are needed to get processed. In particular, for
a vector processing of updating of N weights, a software
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implementation can prefetch weight Wi+d (where d is the
depth of the pipeline) while updating weight Wi, as a result,
when it is time to process weight Wi+d it is already in the
CPU cache.
D.1 Measuring the Impact of Transparent Hugepages
In table 4, we show the results for examining the impact of
Transparent Hugepages on various CPU-counter metrics.
A direct benefit of employing Transparent Hugepages is
the drastic reduction in TLB miss rate. For example, the
first row in table 4 shows that the TLB load miss rate for
data reduces from 5.12% to 0.25%. Similarly, TLB load
miss rate for instruction also decreases from 56.12% to
20.96%. Consequently, we expect a huge reduction in page
table walks (PTW) incurred due to TLB misses. This is
corroborated in rows 3 and 4 of table 4. We see that the
ratios of CPU cycles spent by PTWs caused by data and
instruction TLB misses have reduced from 7.74% to 0.72%
and 0.02% to 0.015% respectively. As mentioned in section
D, TLB misses cause expensive main memory reads. Using
Hugepages, we reduce the memory reads caused by data and
instruction TLB misses from 3, 062, 039/s to 749, 485/s
and 12, 060/s and 11, 580/s respectively. Finally, we also
report the reduction in page faults (which can possibly occur
when there is a TLB miss) from 32, 548/s to 26, 527/s.
Metric Without
Hugepages
With
Hugepages
dTLB load miss rate 5.12% 0.25%
iTLB load miss rate 56.12% 20.96%
PTW dTLB-miss 7.74% 0.72%
PTW iTLB-miss 0.02% 0.015%
RAM read dTLB-miss 3, 062, 039/s 749, 485/s
RAM read iTLB-miss 12, 060/s 11, 580/s
PageFault 32, 548/s 26, 527/s
Table 4. Comparison of various CPU-counter metrics for both
cases; with and without using Transparent Hugepages.
E MORE DISCUSSION ON SCALABILITY
Moreover, based on the statistics collected through experi-
ments as mentioned above, we show the ratio of convergence
time with the different number of cores to the minimum con-
vergence time (using 44 cores). The results are exhibited in
Figure 13. Again, the red line represents SLIDE, and the
black line represents Tensorflow-CPU. When the number
of cores increases, that ratio decreases for both SLIDE and
Tensorflow-CPU. However, it is explicit that the ratio drops
more drastically for the red line than the black line. This
behavior concludes that the scalability of SLIDE is much
better than that of Tensorflow-CPU. Moreover, in the plot,
we observe that the benefits of using more cores are not
obvious after 16 cores for Tensorflow-CPU. Coincidentally,
a very recent work (Hasabnis, 2018) introduces the hardness
of finding the optimal parameter settings of Tensorflows
threading model for CPU backends. It argues that getting
the best performance from a CPU needs manual, tedious
and time-consuming tuning and it still may not guarantee
the best performance. While analyzing the scalability and
core utilization of Tensorflow-CPU can be an independent
research interest, we explore a small aspect of it in the fol-
lowing paragraphs.
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Figure 13. Scalability Tests: Comparison of performance gains
with the number of CPU cores for SLIDE (in red ) vs. Tensorflow-
CPU (in black) vs. Tensorflow-GPU (in blue). The blue line
is flat because the performance of TF-GPU does not depend on
CPU cores. We notice that the convergence time drops steeply for
SLIDE compared to TF-CPU/GPU. On Delicious-200K dataset,
SLIDE beats TF-CPU with just 8 cores and TF-GPU with less
than 32 cores. Similarly, on Amazon-670K dataset, SLIDE beats
TF-CPU with just 2 cores and TF-GPU with just 8 cores. The
2nd and 4th plots compare the ratio of the convergence time at a
various number of CPU cores to the minimum time required (when
we use all 44 CPU cores).
